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ABSTRACT 
 
Field Programmable Gate Arrays (FPGAs) are integrated circuits (ICs) that can be 
reprogrammed by the consumer after manufacturing. They are based on a matrix of configurable 
logic blocks connected via programmable interconnects that enables the designer to quickly 
recreate hardware circuits. In the past, FPGAs were primarily used for prototyping and debugging 
purposes. However, with their increased popularity, many commercial products now incorporate 
FPGAs.  
In the late 1990s, FPGA vendors introduced System-on-chip (SoC) devices that housed one or 
more hard-core processors and an FPGA fabric on a single IC to allow for more complex designs 
that involved hardware and software co-integration. While this approach provides advantages of 
running your design at much higher speeds it does not provide the flexibility of modification to 
suit the application. Because of this many FPGA vendors provide the solution of using soft-core 
processors that are configured from logic resources inside the FPGA. While this approach provides 
the advantage of flexibility they run at about 30% to 50% of the speed of the hard-core processors. 
Thus each approach has its own advantages and disadvantages.  
In this thesis, an application was developed to run on two different FPGA platforms. The first 
platform, Digilent Zybo FPGA board, houses an ARM-Cortex hard-core while the other, Digilent 
Nexys-4 board, implemented ARM-Cortex soft-core using FPGA resources. IP blocks were 
designed in Hardware Description Languages Verilog and VHDL to interface with the processor 
and it’s supported Bus Architecture (AXI/AHB). The application was written in C and assembly 
language and enacted the function of a Digital Oscilloscope. It used the ADC ports on the FPGA 
board to continuously read analog signals and plotted them as a dynamic waveform on a VGA 
6 
monitor. Xilinx Vivado was the primary IDE used for HDL design, synthesis, simulation and 
implementation for both the platforms. Reports generated from Vivado as well as the run-time 
results were used to compare the two platforms and identify their strengths and weaknesses. Also 
discussed is the methodology for choosing either board over the other. 
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1. INTRODUCTION 
1.1 Background 
Few inventions in the last century have been as revolutionary as the transistors. Although often 
underrated, their invention spurred the growth and innovation in the field of electronics in a way 
never seen before. Materialized in 1947 from a Bell Telephone laboratories basic research on the 
physics of solids, they replaced vacuum tubes and eventually spawned the emergence of Integrated 
Circuits and Microprocessors. These solid state devices are now at the core of all our electronic 
gadgets which is why they are called the “nerve cell” of the information age [1]. 
The first microprocessor was invented by Intel in 1971. Named Intel 4004, it contained 2300 
transistors and ran at a clock speed of 108 KHz. A microprocessor already has a fixed set of 
instructions, with each of these instructions having their own corresponding blocks already 
hardwired into the silicon. This made it less flexible and not reprogrammable. Thus the need for 
reprogrammable devices led to the development of Programmable Read Only Memory (PROM), 
Programmable Logic Devices (PLD) and later Field Programmable Logic Arrays (FPGA).   
 
1.2 Field Programmable Gate Arrays 
FPGA (Field Programmable Gate Arrays) are reprogrammable silicon chips that rewire themselves 
to implement user’s functionality rather than just run a software application from memory like a 
processor. The term field programmable in the name implies that the chip’s hardware can be 
reconfigured for specific applications by the user in the field. FPGAs consist of mixes of 
configurable static Random Access Memory (SRAM or Flash), high-speed input/ output pins 
(I/O), logic blocks, and routing. Programmable blocks called Configurable Logic Blocks (CLB) 
14 
along with reconfigurable interconnects, that allow CLBs to be physically connected to one 
another, are the main components of an FPGA.   
The first commercially viable FPGA, the XC2064, was invented by Xilinx in 1985 and it offered 
800 gates, 64 Configurable Logic Blocks. Today Xilinx offers FPGAs with advanced system level 
features and densities of over one million gates. Low non-recurring engineering costs and short 
design times compared to the ASIC design process have led to increasing demand in FPGAs in the 
last decade or so. FPGAs are capable of performing truly parallel operations so different processing 
operations do not have to compete for the same resources.  Programmers can automatically map 
their solutions directly to the FPGA fabric allowing user to create any number of task-specific 
cores that all run like simultaneous parallel circuits inside one FPGA chip. Due to the parallel 
computation performance FPGAs are used in a variety of applications including digital signal 
processing, medical imaging, computer vision, speech recognition, cryptography, bioinformatics, 
ASIC prototyping and a growing range of other areas.  
 
1.3 Embedded processors on FPGAs 
The development and drop in price of semiconductors and electronics in general has slowly blurred 
the lines between FPGAs and microprocessors by combining the two in a single package with 
more flexibility. FPGAs offer several advantages over ASICs speed, reliability and flexibility. 
However we face a trade-off by only using an FPGA for processing and I/O connectivity in the 
system. FPGAs do not have the driver ecosystem and code/IP base that microprocessors and 
Operating Systems (OS) do. Also, microprocessors coupled with OS provide the foundation for 
file structures and communication to peripherals used for essential tasks. To tackle this a hybrid 
15 
architecture has emerged in which a microprocessor is paired with an FPGA. This can be done in 
two ways. The first one is embedding a hard core, by having a dedicated block on the FPGA 
silicon. The second one is the so-called soft-core where the implementation of a processing core 
is dynamically configured on the FPGA.  
 
1.4 Problem Statement 
FPGA designers face a dilemma in choosing either Hard-core or Soft-core processor for their 
design. Each approach comes with its own pros and cons. In my thesis, I will develop an 
application and then implement it both on a hard-core processor based FPGA and a soft-core based 
one. We will then look at several important factors such as performance, power consumption and 
resource utilization. And then we will compare the results against one another and suggest the 
conditions for choosing one approach over the other. 
 
1.5 Related works 
In their paper, Martos and Baglivo [2] showed the result of implementing the Cortex M0 Design 
Start soft-core processor on a low-end FPGA from Xilinx. The processor was simulated on test 
bench and then successfully tested with an LED toggling application. Mondragon and Christman 
in their paper [3] compared a soft-core processor with an actual micro controller. The paper 
highlights the trade-off that both methodologies can offer. Both methods are compared on the basis 
of environment, visibility to internal signal behavior, testability, design flexibility, cost and 
availability, power consumption etc. Three different control systems are implemented on both soft-
core and Hard-core based FPGAs and compared by Weber and Chin in their paper [4]. Anemaet 
& As [5] presented an evaluation of design methods and concepts of soft-core processors. A 
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detailed overview of Xilinx Micro blaze soft-core is given as well as soft-core implementations of 
established fixed-core processors like Intel and Pentium Z80. Also discussed are the pros and cons 
of FPGAs over ASICs. In the white paper by Sandia National Laboratories [6], the author 
compared three reconfigurable FPGA based soft-core processors – the Micro blaze, the open 
sourced Leon3, and the licensed Leon 3. Using two different benchmarking applications, the 
resource utilization was measured for each. Miney & Kukenska [7] study the implementation of 
soft-core processors in FPGA and some of the decisions and design trade-offs which must be made 
during the design process. It looks at the operational performance as well as the power required to 
implement the design system functionality. Salem, Othman & Saoud [8] implemented a Real Time 
Operating System on both Hard-core and Soft-core processors and used them to control a DC 
motor drive. In his paper Prado [9] presented a comparison in speed, power, flexibility and cost 
between a micro-controller and its soft-core version. Soft-core developed by University of 
Massachusetts is compared against a hard PIC16F84 micro-controller. The soft-core was found to 
outperform the microcontroller by a speed factor of 6.9 and in power consumption by a factor of 
28.  
 
1.6 Thesis Outline 
In Chapter II we look at the software design for the application that is to be run on both the cores. 
In Chapter III we will look at the Hardware design for the FPGAs of each type (soft/hard) and how 
it is done in Hardware Description Languages (either VHDL or Verilog). We also look at the main 
IP blocks developed and their purpose. In chapter V we look at the results of testing the application 
on both the boards and the data collected. Chapter VI is the conclusion where we try to summarize 
our results and suggest future improvements. 
17 
2. SOFTWARE DESIGN 
2.1 Overview 
A digital Oscilloscope application was designed to analyze the performance of both the 
development boards used in my thesis. The majority of the processing that form the spine of this 
application is implemented in hardware which will be discussed in the section Hardware 
Implementation. The software for the application is written in C. First, the FPGA is programmed 
with a specific bit file that allows us to upload this C code onto the non-volatile external PSRAM 
memory in a Nexys-4 development board through the UART. Following this we program the 
FPGA with the bit file for the Oscilloscope application.  
The main component in the C application is a while loop (See Appendix 1.1). Figure 1 graphically 
represents the control flow inside the while loop. The loop repeats again after each refresh period 
of the display.   
 
 
Read 500 
ADC 
samples
Scale
Write to 
buffer
Delay
Clear 
buffer
Figure 1. An overview of the contents of the while loop  
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2.2 Software flow 
The application is written in C programming language and has a control flow as shown in Figure 
2. The first step involves setting up UART and GPIO peripherals such as LED, Buttons and 
Switches. This includes enabling them and setting the direction as either input or output for these 
peripherals. Then the whole display buffer is wiped out to remove any pixel data from previous 
execution. After this step, the execution enters the while loop as shown in Figure 2. Three functions 
are then called sequentially, each serving a different task. The functions are as follows: 
1. Update plot 
2. Delay 
3. Clear plot 
 
Figure 2. Software flowchart 
Update Plot 
Delay 
Clear Plot 
Setup I/O 
Reset 
R
ep
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t 
u
n
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l 
R
e
se
t 
19 
Initially 500 ADC values are read from the XADC port of the development board. These values 
are then processed and scaled to values that correspond to the location on the VGA display. For 
this, an equation was developed which transformed the analog voltage value (which ranged from 
0-1 Volt) to a function of the X and Y axes on the display where X is the sample number and Y is 
the amplitude. After this, the memory location in the video buffer corresponding to these X and Y 
values are calculated and written into. Since the hardware implementation of the VGA module in 
FPGA enables independent refreshing of the display, the buffer values which have been written 
would be visible on the display as colored pixels. Following this step, a delay loop is executed so 
that the waveform snapshot appears stable enough for the user to see it clearly. Immediately after 
this, the buffer is cleared so that the next set of ADC values can be written to it. To increase the 
refresh rate of the screen, only the memory locations that were written are cleared.  These set of 
steps are repeated in each iteration thus giving rise to a continuously refreshing Digital 
oscilloscope. 
 
2.3 Main functions 
2.3.1 Update plot 
A sub function is called 500 times to get 500 consecutive data points from the XADC channel. 
These data are stored one by one to a 500 element integer array. Following this, another sub 
function is called that takes each element in the array and scales it and stores it in the display buffer 
in such a way that it gets displayed as a waveform on the monitor. The display area consists of 
640x480 pixels and is represented as a coordinate system as shown in Figure 3.   
20 
 
 
Mathematical equations were developed to scale every single data in the array into a value on the 
y axis and the index to a value on the axis. These are shown below: 
x = x_plotarea_start + index 
y = (y_plotarea_stop+1) - analog_value 
where 
 x and y are the coordinates on the display area (within a 640x480) 
 x_plotarea_start is the offset from the right border on the screen and is set as 70  
 y_plotarea_stop is the midpoint of the screen from where the positive y axis starts and is set 
as 239  
 index is the position of the element in the 500 long array and analog_value is the value of the 
element 
After the scaling, the x and y values have to be converted into memory address for the display 
buffer. Since the display buffer is a structure differently compared to the display coordinates on 
640 pixels 
640x480 display 480 pixels 
(0,0) (639,0) 
(639,479) (0,479) 
Figure 3. The layout of 640x480 display 
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the screen, equations are used to convert a (x,y) to a corresponding memory location in the buffer. 
These equations vary slightly in both the Hard-core and soft-core implementations because of the 
difference in memory capabilities of both the boards.  
Mem_Addr = (640*y + x) 
where  
 Mem_Addr is the memory address of the location corresponding to the x and y coordinates. 
The memory address thus calculated is further adjusted for alignment and memory organization 
and is used to write the pixel value into the buffer. See Appendix 1.2 to see the source code for 
this function. 
 
2.3.2 Delay 
The purpose of the delay function is to generate a small delay between writing into the display 
buffer and clearing the buffer. The delay loop was designed so that the waveform has enough 
clarity for it to be viewed by human eye without overlapping. It is basically a for loop that runs 
for 100000 iterations.  
 
2.3.3 Clear plot 
As its name suggests, this function clears the display buffer and thus the waveform on the monitor. 
Initially the function used a complete memory wipe technique to clear the entire memory. This 
meant it individually wrote a zero value to each memory location in the buffer. This was later 
changed to a zonal wiping method where in a relatively small area in the display is wiped thus 
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decreasing the refresh time. Eventually this was also replaced by a selective memory wiping 
method where in the memory locations previously written to were individually cleared. This 
reduced the refresh time considerably (614 times faster compared to Method I and 128 times faster 
compared to method II). Appendix 1.3 shows the source code for the function clear plot. 
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3. HARDWARE DESIGN 
This chapter will describe the Hardware design of the system on both the FPGA boards. Hardware 
Implementation has been done on two separate development boards. The first one is the Digilent 
Nexys 4 board which houses an Artix 7 FPGA and a softcore ARM cortex M0. The second one is 
the Digilent Zybo board which houses both a Zynq 7010 FPGA and a dual core ARM Cortex A9 
processor. The implementations for both are slightly different because of the difference in 
hardware and bus architectures. 
3.1 Platforms 
3.1.1 Digilent Nexys-4 Board 
Nexys-4 is an FPGA development board by Digilent based on the Artix-7 FPGA from Xilinx. Its 
high capacity FPGA, generous external memories and collection of USB, Ethernet and other ports 
enables the Nexys-4 to host designs ranging from introductory combinational circuits to powerful 
embedded processors. Several built-in peripherals, including an accelerometer, temperature 
sensor, MEMS digital microphone, a speaker amplifier and multitude of I/O devices allow the 
Nexys-4 to be flexible and powerful enough to be used for a wide range of designs without needing 
any other components. Figure 4 shows the features on Nexys-4. 
The Artix-7 FPGA is designed for high performance and it features 15850 logic slices (each with 
6-input LUTs and 8 flip-flops), 240 DSP slices, 4860 KB of fast block RAM, 16 Mbyte Cellular 
RAM, on-chip Analog-to-Digital converter (XADC) and clock speeds of 450 MHz [10]. It also 
houses several onboard I/O peripherals like switches, buttons, LEDs and seven segment displays.  
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Figure 4. Digilent Nexys-4 board features 
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3.1.2 Digilent Zybo Board 
The Zybo is an entry level embedded software and digital circuit development platform based on 
the smallest member Xilinx Zynq family, Z-7010. The Z-7010 is based on the All Programmable 
System on Chip (AP SoC) architecture, which tightly integrates a dual-core ARM Cortex-A9 
processor with Xilinx 7-series FPGA logic. When coupled with the rich set of multimedia and 
connectivity peripherals available on the ZYBO, the Zynq Z-7010 can host a whole system design. 
Its on-board memories, video and audio I/O, dual role USB, Ethernet and SD slot enables the 
implementation of most designs without any additional hardware. Figure 5 shows all the 
components on-board the Zybo board. 
 
The Zynq 7010 AP SoC offers 650 MHz dual cortex Cortex-A9 processor featuring DDR3 
memory with 8 DMA channels [11]. It houses peripherals controllers for 1G Ethernet, USB 2.0, 
SDIO, SPI, UART, CAN, and I2C. The reprogrammable logic of Zynq 7010 is similar to that of 
Artix-7. It has 4400 logic slices, 80 DSP slices, On-chip ADC, 240 KB of fast block RAM and 
internal clock speeds of 450 MHz. 
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Figure 5. Digilent Zybo board features 
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2. Bus Architecture 
2.1 AMBA  
The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip 
interconnect specification for the con nection and management of functional blocks in a System-
on-Chip (SoC)[2]. It facilitates right-first-time development of multi-processor designs with large 
numbers of controllers and peripherals. In spite of its name, AMBA today is used in a wide array 
of devices including SoC and Application Specific Integrated Circuits (ASIC) used in modern 
devices like smartphones. AMBA has over the years added several Communication protocols 
including Advanced High Performance Bus (AHB), Advanced eXtensible Interface (AXI), 
Advanced Trace Bus (ATB), Advanced Peripheral Bus (APB) and Advanced System Bus (ASB). 
In our design we will be using two of these, namely the light versions of AXI (AXI4-Lite) and 
AHB (AHB-Lite). Each of these are explained further in the following sections. 
 
2.1.1 AMBA 3 AHB-Lite 
In our implementation on Digilent Nexys 4 FPGA board, we are using AHB-Lite interface between 
the ARM Cortex M0 softcore and the Peripherals. AHB-Lite is a subset of the full AHB 
specification for use in design where only a single bus master is used thus removing the need for 
arbitration signals. It implements the features required for high performance, high clock frequency 
systems including burst transfers, single-clock edge operation, non-tristate implementation, wide 
data bus configurations up to 1024 bits [12]. Masters designed to the AHB-Lite interface 
specification are significantly simpler in terms of interface design, than a full AHB master. AHB-
Lite enables faster design and verification of these masters and you can add a standard off-the-
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shelf wrapper in your AHB-Lite system. Figure 6 shows a single master AHB-Lite system design 
with one master and three slaves.  
 
Figure 6. Single master AHB-Lite system 
The Bus interconnect consists of a one address decoder and a slave-to-master multiplexor. The 
decoder selects the slave corresponding to the address on the address bus and the multiplexer routes 
the selected slave output data back to the master. 
 
2.1.1.1 AHB-Lite Transactions 
An AHB-Lite transaction consist of two phases, Address and data. Address phase lasts for a single 
HCLK unless extended by a previous bus transfer. Data phase might requires several HCLK 
cycles. The simplest AHB-Lite transactions are the ones with no wait states, which is what we are 
using in this design. Figures 7 shows a simple read transaction and Figure 8 shows a simple write 
transaction. 
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Figure 7. A simple AHB-Lite read transaction 
 
Figure 8. A simple AHB-Lite Write transaction 
 
In a simple transfer with no wait states: 
1. The master drives the address and control signals onto the bus after the rising edge of 
HCLK. 
2. The slave then samples the address and control information on the next rising edge of 
HCLK. 
3. After the slave has sampled the address and control it can start to drive the appropriate 
HREADY response. This response is sampled by the master on the third rising edge of 
HCLK. 
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AHB-Lite also supports burst, locked and waited transfers all of which are not required in this 
design. 
 
2.1.2 AMBA AXI4 Lite 
For our Implementation on Digilent Zybo FPGA board, we are using AMBA AXI4-Lite. This 
mode of AXI is preferred in systems with simple, low throughput memory mapped communication 
[13]. It has a small logic footprint and is a simple interface to work with both in design and usage.  
Figure 9 shows a typical AXI-Lite architecture where the master devices are connected to slaves 
via the Interconnect. The Interconnect is usually a network of Arbiter and Multiplexer used to 
access multiple memory mapped slave peripherals. 
 
Figure 9. AXI-Lite architecture 
 
AXI protocol is burst-based and defines the following independent transaction channels: 
- Read address 
- Read data 
- Write address 
- Write data 
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- Write response 
Each of the independent channels consists of a set of information signals and VALID and READY 
signals that enable a two way handshake mechanism. VALID is used by the information source to 
validate the data, address or control information available on the channel. READY is controlled 
by the destination to show when it is ready to accept information. In a memory mapped protocol 
like AXI4-Lite, all transactions involve the concept of a target address within a system memory 
space and data to be transferred. 
 
2.1.2.1 AXI4-Lite Transactions 
Figure 10 shows a simple read transaction and Figure 11 shows a simple write transaction on AXI-
Lite. During the lifetime of a transaction, the roles of the master and slave ensure that a transaction 
completes successfully and that transferred information adheres to the protocol specification. 
Information flows in both direction with the master initiating the transaction and the slave 
reporting back to the master that the transaction has been completed.  
 
Figure 10. Read transaction on AXI_Lite 
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Figure 11. Write transaction on AXI-Lite 
` 
 
3 HDL Design 
This section will describe the entire design on both FPGA platforms on a top-down approach. The 
modules were designed in Verilog/VHDL and the software used was Xilinx Vivado. In the Soft-
core based design, the C program was uploaded on to the external PSRAM memory. This was 
achieved using a FPGA .bit file (provided by ARM) that programs the FPGA to receive a file 
serially through COM port and save it on to the memory. In the Hard-core based design, the Xilinx 
SDK is used to embed the C software into the bitstream so that the Cortex A9 processor is 
programmed along with the FPGA. 
 
 
33 
3.1 Soft-core based design 
On the Nexys 4 development board, we are using the soft-core ARM Cortex M0 processor 
distributed by ARM as open source, as the embedded processor. ARM provides training on this 
processor (named Cortex M0 Design Start) at workshops across the world. Labs and resources 
from this workshop were used to get familiar with this design before adding this to the system. 
Following this different custom IP modules were designed for the peripherals and their related 
functionalities in Verilog and VHDL. All the custom IPs along with those provided by ARM for 
their AMBA (AHB Lite) bus were combined to generate a Block diagram named System Wrapper 
(shown in Figure 15)which was then connected to the Cortex M0 DS processor to make up the 
entire top level. The Cortex M0 DS processor communicates to the peripherals in the system 
wrapper module using the AMBA 3 AHB-Lite bus.  Figure 12 shows a block diagram 
representation of how the top level module looks like. The top level consists of two main modules 
which are the Cortex soft-core module and the System Wrapper module. 
 
 
Figure 12. Top level block  for the Soft-Core based design 
Reset 
Clock 
 
Cortex M0 
Design Start 
Processor 
System 
Wrapper 
FPGA Logic 
I/O port signals 
AHB Bus 
signals 
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3.1.1 Top Level Module 
The top level module houses the synthesizable soft-core processor (ARM Cortex M0) and a custom 
designed block module named system wrapper. All external I/Os are connected to the Top level 
that further connects them to the sub modules. The signals connected to the toplevel and what they 
correspond to, are shown in Table 1. 
Table 1. List of Inputs/Outputs from Top Level Module 
SIGNAL WIDTH DIRECTION DESCRIPTION 
HCLK 1 Input Clock 
RESET 1 Input Reset 
LOCKUP 1 Output Processor Lockup 
LED 16 Output On-board LEDs 
MemDB 16 Inout External Memory 
MemAdr 23 Output External Memory 
RamCEn 1 Output External Memory 
RamWEn 1 Output External Memory 
RamOEn 1 Output External Memory 
RamUBn 1 Output External Memory 
RamLBn 1 Output External Memory 
RamCRE 1 Output External Memory 
RamADVn 1 Output External Memory 
RamCLK 1 Output External Memory 
RamWait 1 Output External Memory 
HSYNC 1 Output Horizontal Sync  
VSYNC 1 Output Vertical Sync 
vauxn2 1 Input XADC n channel 
vauxp2 1 Input XADC p channel 
RGB 12 Output VGA RGB output 
RsRx 1 Input UART signal 
RsTx 1 Output UART signal 
 
The two sub modules of top level are the Cortex M0 Design Start module and the System Wrapper 
module.  
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3.1.2 Cortex M0 Design Start module 
The Cortex M0 Design start processor is a fixed configuration of the cortex-m0 processor, 
delivered as a pre-configured and obfuscated, but synthesizable, Verilog version of the full Cortex-
M0 processor. As such it does not offer the same configurability capability as the full Cortex-M0 
processor, nor does it offer a hierarchical RTL deliverable for optimal implementations of the SoC. 
It does however provide a fully compliant ARMv6-M architecture processor that enables system 
design and simulation [14]. An example of a system based on CM0 Design Start is shown in Figure 
13. 
 
Figure 13. An example AMBA system 
The Cortex-M0 Design start processor is contained within a top-level macro-cell module named 
CORTEXMODS and its obfuscated sub-module cortexm0ds_logic. The top level macro-cell 
implements ports for a single Advanced Microcontroller Bus Architecture (AMBA) 3 AHB-Lite 
interface, interrupt and event inputs, three status outputs and an event output. The processor 
implements a primary memory and system bus interface compatible with the AMBA™3 AHB-
Lite specification. Figure 14 shows all the input and output signals for the processor. The processor 
additionally uses the AHB-Lite reset and clock signals as its clock and reset source. All signals are 
sampled and driven relative to positive clock edges on the AHB-Lite HCLK signal.  
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Figure 14. Cortex M0 DS input/output signals  
 
3.1.3 System Wrapper 
The system wrapper block includes all the IPs for data and I/O access from the processor. It also 
houses the Video Graphics Accelerated (VGA) Port controller IP which converts the pixel data in 
memory to analog values to be sent to a display monitor. IPs distributed by ARM were used for 
the AHB BUS components like the Multiplexer and decoder. The IPs for the I/O access were 
however individually designed specifically for this application. Figure 15 shows the Block diagram 
for the design System Wrapper. Eight IP modules make up this module. The VGA_top_level 
module has several sub modules that each perform a function which in total produce the 
functionality of graphical representation of an analog waveform. Each of the IP blocks in the 
system wrapper will be discussed further in the following sections.  
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Figure 15. System Wrapper block diagram 
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3.2 Hard-core based design 
For the hard core based design, a Digilent Zybo FPGA development board was used. This board 
houses an ARM Cortex A9 dual core processor inside the Zynq series FPGA logic. The IP block 
provided by Xilinx for the Zynq processor was used to form the block diagram as part of the top 
level design in Vivado. Unlike the AHB-Lite bus, AXI-Lite bus is natively supported by Vivado. 
All control signals for a single slave/master are grouped into one single drag-and-drop line. Hence 
an AXI based block diagram is easier to design. Compared to a Soft-core based design, no system 
wrapper was needed in the top level, as an AXI Interconnect IP block added along with the Zynq 
Processing block performs Address and Data Multiplexing.  
 
3.2.1 Top level module 
The top level for the Hard-core based design consists of the Zynq Processing system, AXI 
interconnect, Processor system reset, VGA module and all modules for the I/O peripherals 
including LED, Buttons, Switches and XADC. Table 2 shows the list of input and output signals 
from the top level and what they correspond to. Figure 16 shows the block diagram for the top 
level created in Xilinx Vivado. 
Table 2. List of Input/Outputs from the hard-core based design 
SIGNAL WIDTH DIRECTION DESCRIPTION 
Vauxn14 1 Input XADC n channel 
Vauxp14 1 Input XADC p channel 
RGB 12 Output VGA signals 
Hsync 1 Output Horizontal Sync 
Vsync 1 Output Vertical Sync 
DDR 1 Inout External Memory 
Fixed_IO 1 Inout MIO configuration 
LED 4 Output Vertical Sync 
Buttons 4 Input XADC n channel 
Switches 4 Input XADC p channel 
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Figure 16. Top level design for hard-core based system 
 
3.2.2 Zynq7 processing system 
This IP block is the software interface around the Zynq-7000 processing system. The IP acts as a 
logic connection between the processing system (PS) and the programmable FPGA logic (PL) 
while assisting users to integrate custom/embedded IPs with the processing system. The Zynq-
7000 device configuration wizard configures the processing system IP and can be used to set up 
clock, reset, memory, I/O ports, interrupts, peripherals and more [15]. The processing system 7 
wrapper instantiates the processing system section of the Zynq-7000 All Programmable SoC for 
the programmable logic and external board logic. The wrapper includes unaltered connectivity 
and, for some signals, some logic functions. Figure 17 shows the components of Zynq Processing 
System IP block in Vivado. 
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Figure 17. Zynq7 Processing system wrapper 
 
3.2.3 Processor System Reset 
The function of this IP block is to provide customized resets for an entire processor system, 
including the processor, the Interconnect and peripherals. The core has five input signals and five 
output signals [16]. The core allows customers to tailor their designs to suit their application by 
setting certain parameters to enable/disable features. An added feature is that it supports 
asynchronous external reset input which is synchronized with the clock. Figure 18 shows a block 
diagram of the processor system reset added to the design.  
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Figure 18. Block diagram for the Processor System Reset module 
 
All output resets go active on the same edge of the clock. However there is a sequencing that 
occurs when releasing the reset signal. 
1. The first reset signals to go inactive are the bus_struct_reset and interconnect_aresetn. 
2. 16 clocks later peripheral_reset and peripheral_aresetn go inactive. 
3. 16 clocks later mb_reset goes inactive. Now all the resets are inactive and processing can begin. 
 
3.2.4 AXI Interconnect 
AXI Interconnect connects one or more AXI memory-mapped master devices to one or more 
memory-mapped slave devices. When connecting one master to one slave, the AXI Interconnect 
core can perform address range checking. Also, it can perform any of the normal data-width, clock-
rate, or protocol conversions and pipelining [17]. When not performing any conversions or address 
range checking, the AXI Interconnect core is implemented as wires, with no resources, no delay 
and no latency. In our design since there is only one master and several slave devices, the 
Interconnect is automatically configured for a 1 to N Interconnect use case (Figure 19).  
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Figure 19. 1-to-N Interconnect use case 
 
Inside the AXI Interconnect core, a Crossbar core routes traffic between the Slave Interfaces (SI) 
and Master Interfaces (MI). Along each pathway connecting a SI or MI to the Crossbar, an optional 
series of AXI Infrastructure cores (couplers) can perform various conversion and buffering 
functions. The couplers include: Register Slice, Data FIFO, Clock Converter, Data Width 
Converter and Protocol Converter. 
 
3.3 User-defined IP blocks 
In both Hard-core and Soft-core based designs, we are using several custom IP blocks other than 
the ones provided by Xilinx or ARM. They were designed in VHDL/Verilog and then functionally 
verified with test bench simulation. These are VGA, XADC, AHB and AXI bus modules. These 
are described briefly below. 
 
3.3.1 VGA IP module  
For a VGA display to work correctly, it needs to be fed with five signals namely Red, Blue, Green, 
Horizontal sync and Vertical sync. The first three determine the color of the pixel currently being 
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plotted whereas the sync signals are used for synchronizing the Red, Green and Blue signals for 
the right pixel. An overview of the VGA module is shown in Figure 20. The VGA module is 
implemented on both Hardcore and Softcore HDL implementations by interfacing the IP with the 
corresponding Bus Signals (AHB/AXI). 
 
Figure 20. Overview of the VGA IP block  
 
The VGA module has several sub modules that are explained briefly below.  
 Clock Divider - Divides the system clock to 25 Hz pixel clock required for VGA controller 
module, which generates the synchronization signals Vertical Synchronization (VSync) 
and Horizontal Synchronization (HSync). 
 VGA Controller - Uses the pixel clock to generate VSync, HSync, Vertical count and 
Horizontal count.  
 Display Buffer - Pixel data for the 640x480 display is stored in this memory. A Dual port 
RAM is used to write data from the user end and read continuously to the VGA monitor 
independently. 
 
Display 
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 Text block - As suggested by the name, this module stores the pixel data for each alphabet 
and collectively displays the title on the application screen. 
 Sprites - The reference axes and lines on the display are drawn using sprites rather than 
dynamically. This means the Horizontal and Vertical pixel counts are used to draw these 
lines rather than from the display buffer. This is the function of this module. 
 RGB module - This module converts the pixel data stored in the display buffer and 
converts them into a 12 bit RGB value compatible with the FPGA board output port. 
 RGB multiplexer - The function of this port is to act as a multiplexer between all the 
modules that generate pixel values to select the values that correspond to that location on 
the screen. For this, it uses the flag values generated from each module.  
 
3.3.2 Analog to Digital Converter (XADC) 
Artix-7 has a built-in dual channel 12 bit ADC capable of operating at 1 MSPS [18]. Either channel 
can be driven by any of the auxiliary analog input pairs connected to the JXADC header. The 
XADC core is controlled and accessed from a user design via the Dynamic Reconfiguration Port 
(DRP). The DRP also provides access to voltage monitors that are present on each of the FPGA’s 
power rails and a temperature sensor that is internal to the FPGA. Figure 21 shows the custom IP 
created for XADC. 
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Figure 201. IP Block for Xilinx 7 series XADC module 
 
This Verilog IP module was designed to interface the XADC core with the AHB/AXI-Lite signals. 
The ADC sampled values are continuously read at every positive clock edge of the system and 
these values are sent to the ARM CPU whenever it reads from an address range that corresponds 
to this peripheral. 
 
3.3.3 AHB Bus IPs 
Some IP blocks were added that were specific to the AHB bus interface. These include the 
Multiplexer, Decoder, SRAM interface and UART.  
 The Multiplexer is designed to multiplex all the Read data signals (HRDATA) from all 
the slave IP blocks. It selects a single HRDATA based on the Mux select value generated 
by the Decoder. 
 The Decoder reads the Address bus and selects a single slave that corresponds to that 
address range for the next transaction. This is done by setting the corresponding values for 
the signals Mux select and the Select signal for that slave. 
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 The SRAM Interface IP block is used for storing the C program for the Oscilloscope 
application. A separate .bit file is used to program the FPGA first to allow us to upload the 
hex file for the application to the SRAM. Following this the final .bit file is used to program 
the FPGA. Since the SRAM is non-volatile, it retains the program code from the previous 
upload operation, and this code is read to execute the oscilloscope application. 
 The UART IP block interfaces with the UART port on the FPGA port to set up a serial 
communication channel with a PC allowing us to upload the Hex file for the application. 
 
3.3.4 AXI Bus IPs 
The hard core based design does not need a separate decoder and multiplexer since the AXI 
interconnect takes care of both these functions. The UART communication is by default loaded 
with the Zynq processing system and can be set up using the Zynq configuration menu. Similiarly 
for SRAM, on board memory of the Zynq processor is used as program memory. 
 
3.3.5 Other GPIO Peripherals  
Several other IPs were used to complete the designs in both Soft-core and Hard-core based design. 
These include IP modules for LED, Switches, and Buttons. The LED IP was used to turn on/off 
the on-board LEDs on the FPGA development boards. Switch and Button IPs were used to read 
the current state of the slide switches and the push buttons on the development boards respectively. 
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3.4 Synthesis and Implementation 
Once the design has been completed in HDL, Xilinx Vivado (Figure 22) is used to compile and 
convert the HDL program to a physical design that can be implemented on the FPGA logic. This 
includes several steps like synthesis, simulation, implementation and finally generating the bit 
stream. Synthesis is the process of transforming an RTL-specified design into a gate-level 
representation. Following their synthesis, the modules were simulated individually to verify their 
functionality. Implementation is initiated once simulation is successful. This process includes 
logical as well as physical transformations of the design and consists of the following sub-
processes: 
a. Opt Design: Optimize the logical design to make it easier to fit into the target Xilinx FPGA.  
b. Power Opt Design: Optionally optimize elements of the design to reduce power demands of 
the implemented FPGA.  
c. Place Design: Place the design onto the target Xilinx device.  
d. Phys Opt Design: Optionally optimize the timing of the design by replicating drivers of high-
fan-out nets to distribute the loads.  
e. Route Design: Route the design onto the target Xilinx device.  
Finally the bit stream is generated for Xilinx device configuration. This bit file is then used to 
program the target board with the design.  
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Figure 22. Screenshot of a typical Xilinx Vivado user interface 
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4. TESTING AND RESULTS 
4.1 Overview 
In this section we will discuss how both the implementations were tested on hardware and the 
results that were obtained. Figure 23 shows what a typical testing set up involves. An Analog 
voltage function is given to the FPGA through the XADC port. The FPGA does the required 
processing on the data and sends the necessary VGA signals to the monitor which displays the 
dynamically refreshing waveform on an oscilloscope background. An Oscilloscope can be 
optionally connected between the function generator and the FPGA board so as to verify the wave 
function. 
 
 
 
4.2 Testing Setup 
The set up for both the hard-core and soft-core based designs are identical. The main components 
of the set up are as follows: 
a. A Computer that has the FPGA design tools (Xilinx Vivado/ISE) 
b. Function Generator to generate the test signals for ADC 
c. Digital Oscilloscope to verify the waveform 
d. FPGA development board (Digilent Nexys 4 or Digilent Zybo) 
e. Breadboard and jumper wires 
Voltage wave 
function 
FPGA board 
VGA 
Monitor 
Figure 23. An overview of the hardware Setup 
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The PC is also used to upload the bit files via a USB cable to the FPGA board which also draws 
its power from the cable. Figure 24 shows what a typical hardware set up looks like for a test run 
on an FPGA development board.  
 
Figure 24. Hardware setup for testing the application 
 
4.3 Review of the design stages 
Before going through the final results that were collected, we will go through the various stages of 
the design process in my thesis. Figure 25 shows the flowchart for the different stages in the entire 
design process. Stage 1 was Hardware Identification, in which the development boards, the soft-
core and the hard-core processors were decided upon. In stage 2, RTL design is done in 
Verilog/VHDL followed by functional verification by simulation. Stage 3 consists of writing the 
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application software (in C programming) which runs on the processor. Stage 4 is where we bring 
together the hardware, software and the testing equipment (including the function generator and 
oscilloscope) to commence the testing for the application. Both development boards are tested 
individually and later side by side to compare the performance. In stage 5 we collect data to 
compare and contrast the two designs. Running the application on both the boards alongside each 
other gives us a better estimate of the performance. Data from the Implementation stage of Xilinx 
Vivado is also collected. In stage 6, we use the data collected to analyze and find the pros and cons 
of each design (hard-core and soft-core). 
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Figure 25. System design process 
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4.4 Results 
After the completion of both Hardware and software design, the application was tested on the two 
FPGA boards. Three factors were used to compare the two boards namely the execution speed, 
power consumption and the resource utilization.  
 
4.4.1 Comparing Speed 
Out of the several ways to calculate the speed of the system, we have chosen to look at the time 
taken for each core to write a single pixel data to the display buffer. Even though the Cortex A9 
on the Zybo board could run upto 2 GHz, we are toning it down to the same speed as the Cortex 
M0 which runs at 50 MHz to get a fair comparison. First, a sine wave is chosen as the wave 
function for easiness in measuring. Then for each design (Hard-core/Soft-core), we find a 
frequency that results in a single period of the wave fitting the screen perfectly (as in Figure 26). 
As we know that each waveform on the monitor has 500 pixels at max, we can calculate the 
approximate time taken to write one such pixel from the 500 long array (in which we store the 
ADC values) into the display buffer. The calculation for each design in described in the next two 
sub-sections. 
 
Figure 26. Measuring the speed of the design 
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4.4.1.1 Soft-Core based design 
The frequency at which exactly one wave period fits in the monitor is found by trial and error as 
mentioned in section 4.1. This means the frequency of the input waveform was varied until the 
frequency at which a single complete waveform was observed on the display. For the Zybo board 
based design, this frequency was found to be at 75 Hertz.  
75 Hz corresponds to 13.33 milliseconds 
500 data samples took 13.33 milliseconds 
Thus, for 1 sample = 13.33/500 = 26.66 µs 
Thus it takes the Cortex M0 Soft-Core on the Nexys 4 FPGA 26.6 µs to write a single data point 
to the Video buffer. 
 
4.4.1.2 Hard-Core based design 
For the Zybo board, the frequency at which exactly one wave form period fits on the monitor 
was found to be at 1.5 Kilo Hertz.  
1.5 KHz corresponds to 666.66 microseconds 
500 samples took 666.66 µs 
Thus, for 1 sample = 666.66/500 = 1.33 µs 
Thus it takes the Cortex A9 hard-core on the Zybo FPGA board 1.33 µs to write a single data 
point to the Video buffer. Thus we can see from both the values calculated above that Hard-core 
obviously is faster than the soft-core in terms of data read-write speed. 
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4.4.2 Comparing Power consumption  
Xilinx Vivado has the capability to show the power estimation for the design after running the 
Implementation stage. This was done on both Soft-core and Hard-core based designs and the 
results obtained are shown in Figure 27 and Figure 28. 
 
Figure 217. Power consumption of Soft-core based design 
 
 
Figure 28. Power consumption of Hard-core based design  
 
As you can see the hard-core consumes much more power (1.443 W) compared to the soft-core 
(0.170 W). So according to this soft-core should be a better option than hard-core in terms of 
power consumption. However this is not the case in real world application. It is actually the soft-
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core which generally seems to be inefficient in terms of power consumption. Section 4.5.2 covers 
why this discrepancy could have occurred in our results.  
4.4.3 Resource Utilization 
Resource utilization corresponds to the percentage of on-board FPGA Logic that the design 
occupies. Vivado shows resource utilization for a design after running the Implementation stage. 
This data was collected for both designs and is shown in figure 29 and figure 30.  
 
 
Figure 29. Logic Utilization for Hard-core based design 
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Figure 30. Logic utilization for Soft-core based design 
Vivado shows that the soft-core based design utilizes much more FPGA resources than the Hard-
core based design. This is because the soft-core processor itself is simulated using FPGA logic, 
unlike the hard processor on Zybo which is separate from the FPGA logic. 
 
4.5 Observation 
4.5.1 Speed 
The Soft-core running on the Nexys-4 has a recommended clock frequency of 50 MHz. When the 
design is run at a frequency greater than this, a timing constraint error is detected by Vivado. 
Unlike this the hard-core Cortex A9 processor on the Zybo board has a default frequency of 650 
MHz. But it is toned down to 50 MHz to match the soft-core frequency. It can however run without 
a timing constraint error for up to a frequency of 650 MHz. So the Hard-core processor clearly has 
is more flexible in terms of frequency and thus can be configured to run at very high speed 
compared the Cortex M0 DS processor.  
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4.5.2 Power 
During the testing phase, Vivado found the soft-core to be less power consuming than the hard-
core. But in theory, this should be have been reversed. This is a discrepancy in our results that is 
hard to justify. Most studies like Mondragon & Christman (2012) show that hard-core processors 
generally consume less power compared to the soft-core [3]. One of the characteristics of modern 
processors is that they possess power saving modes. Using these modes, the processor itself can 
be shut down with the clock generation disabled. 
 However FPGAs tend to have low gate utilization and rely on memory and lookup-tables, so they 
are not power efficient. Also the absence of any kind of sleep mode make them inefficient. The 
Cortex M0 Design Start processor used in this thesis is provided as a black box by ARM. The soft-
core may have a feature in built where in it puts to sleep most of the logic if they are not being 
used. The complete architecture of the system is unknown and hence it is impossible to predict the 
exact reason behind this discrepancy in power consumption.  
 
4.5.3 Design Flexibility 
 A hard-core processor cannot be customized further by using IP blocks. When an additional 
peripheral needs to be added because it is already not available on the die, the only way is to use 
standard interfaces. A soft-core processor’s functionality can be further expanded by using IP 
blocks. These IP blocks can be either purchased or created by the user using Hardware Description 
Languages. This makes soft-core more flexible for designs compared to hard-core. 
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5. CONCLUSION 
5.1     Summary 
This thesis work involved designing an application to compare two types of embedded processors 
on FPGAs namely Soft-core and Hard-core. The application was a digital oscilloscope which read 
analog input through the XADC port on the FPGA board and graphically represented the 
waveform on a VGA monitor. Even though the Hardware logic developed in VHDL/Verilog to 
interface with the two cores were significantly different, the software application was mostly the 
same. However, whereas on the soft-core the software was loaded as a HEX file on the external 
Memory IP block in Vivado, on the hard-core both the software and hardware are together 
uploaded on to the board using Xilinx SDK. 
The cores were compared on three factors – Speed, power consumption and resource utilization. 
The Hard-core outperformed the soft-core in both speed and resource utilization categories. The 
Hard-core processor is not limited by the FPGA fabric speed as in the case of soft-core. Also unlike 
the soft-core, the Hard-core exists as an independent component on the same chip separate from 
the FPGA logic, resulting in lower utilization stats. However, In case of power consumption soft-
core comes out on top because the ARM Cortex A9 processor consumes more power. Table 3 
shows a side-by-side comparison of hard-core and soft-core processors. A check mark and a cross 
is used in the table to denote which type of processor is better in terms of the differentiating factor 
listed on the leftmost column. 
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Table 3. Soft-core vs Hard-core comparison 
 Soft-core Hard-core 
Power consumption   
Speed   
Resource utilization   
Flexibility for design   
 
Thus we can observe that the Hard-core processor is best suited for applications where speed and 
resource minimization is of prime concern, whereas soft-core processor should be preferred where 
flexibility of application is of major concern. 
 
5.2     Future Scope 
There are several areas with potential for future improvements in both Hardware and Software. 
The current version of the software has a trigger functionality that uses maximum value to detect 
the trigger point. Future improvement would be implementing a user controlled cursor to select 
the trigger point from the display. Also instead of a while loop timers could be used with interrupt 
to call the screen refresh functionality periodically, enabling sleep functionality for the processor 
which would further reduce the power consumption.  
The XADC core on the FPGA boards have the capability to read voltage rail values. If utilized this 
could help monitor the power consumption of the FPGA on the run. The user defined wrapper IP 
for XADC could also be improved by introducing the capability to read and store 500 ADC values 
within the IP. This would decrease the time between the consecutive ADC reads and increase the 
overall speed of the system. 
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APPENDICES 
1 HDL Code 
1.1 While loop 
 
while(1) 
{ 
adc_arr=update_plot(); //Read 500 ADC values and update the buffer 
 for(i=0;i<delay;i++);  //Introduce a delay  
             clear_plot(adc_arr);  //Clear the buffer 
} 
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1.2 Update Plot 
//------------------------------------------------------------------------------------------------------ 
// This function reads 500 ADC values from the XADC module, scales them to plotable 
//values and then writes them to the VGA buffer. To read the analog values it calls the 
function //read_adc() and to scale and write data it calls the function plot_adc_value() 
//------------------------------------------------------------------------------------------------------ 
int * update_plot()   
{ 
  int count = 0, count1=0; 
 int delay = 100000; 
 static int analog_data[500]; 
 
 while(count<500)  
   { 
    analog_data[count++]= read_adc();   
   } 
 
 count = 0; 
 //Repeat the write for each element in the array 
 while(count<500)  
 { 
  //Write Red RGB value to an individual pixel 
  plot_adc_value(analog_data[count],count++, 0xE0); 
 } 
 
return analog_data; 
  
           }     
//------------------------------------------------------------------------------------------------------ 
// This function reads a single ADC value from the XADC module. It sends a read request 
// to the register address corresponding to the ADC module (AHB_XADC_BASE) which 
//returns with the last read ADC value.  
//------------------------------------------------------------------------------------------------------ 
int read_adc() 
{ 
 int adc; 
 adc=*(volatile unsigned char*) AHB_XADC_BASE; 
 return adc; 
} 
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//------------------------------------------------------------------------------------------------------ 
// This function takes as argument the X and Y coordinates of a pixel and the colour to  
//be plotted and writes the pixel value to the memory location that corresponds to these 
// coordinates. The soft-core and hard-core implementations of this functions are only slightly  
// different in that the memory organization of the designs are different. Given below is the  
// implementation in Soft-core based design. 
//------------------------------------------------------------------------------------------------------ 
void VGA_plot_pixel(int x, int y, int colour)  
// X can range from 0 to 639, y can range from 0 to 479 
{ 
 int ramAddr, Addr1, Addr2; 
  
 Addr1 = (640*y + x)/2;    //0<x<640  ,  0<y<480 
 Addr2 = Addr1*2;        
 // To remove odd address locations 
 if ((x)%2 == 0){ 
 ramAddr = Addr2^0x52000000; 
 colour = colour<<8; 
 } 
  else  
 ramAddr = Addr2^0x52800000; //23rd bit shows the status of address 
being odd/even 
  
 write2mem(ramAddr, colour); 
 
} 
 
 
 
 
63 
1.3 Clear Plot 
//----------------------------------------------------------------------------------------------------- 
// This function takes as input argument the pointer to the array that holds 500 ADC values from 
the XADC module. It then rewrites the memory location corresponding to each element in the 
array with a value of Zero. 
//------------------------------------------------------------------------------------------------------ 
 
void clear_plot(int *arr) 
{ 
int count1=0; 
while(count1<500) 
{ 
 plot_adc_value(*(arr+count1),count1++,0x00); 
} 
} 
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